A design tool for high-resolution  high-frequency cascade continuous- time  Σ∆  modulators by Tortosa Navas, Ramón et al.
PROCEEDINGS OF SPIE
SPIEDigitalLibrary.org/conference-proceedings-of-spie
A design tool for high-resolution high-
frequency cascade continuous-time
ΣΔ modulators
R. Tortosa, R. Castro-López, J. M. de la Rosa, A.
Rodríguez-Vázquez, F. V. Fernández
R. Tortosa, R. Castro-López, J. M. de la Rosa, A. Rodríguez-Vázquez, F. V.
Fernández, "A design tool for high-resolution high-frequency cascade
continuous-time &#931;&#916; modulators," Proc. SPIE 6590, VLSI Circuits
and Systems III, 659016 (23 May 2007); doi: 10.1117/12.721896
Event: Microtechnologies for the New Millennium, 2007, Maspalomas, Gran
Canaria, Spain
Downloaded From: https://www.spiedigitallibrary.org/conference-proceedings-of-spie on 12 Aug 2019  Terms of Use: https://www.spiedigitallibrary.org/terms-of-use
A design tool for high-resolution high-frequency cascade continuous-
time Σ∆ modulators
R. Tortosa, R. Castro-López, J.M. de la Rosa, A. Rodríguez-Vázquez and F V. Fernández
Instituto de Microelectrónica de Sevilla (CSIC and Universidad de Sevilla)
Edificio CICA. Avda. Reina Mercedes s/n, E-41012- Sevilla, Spain
Tel.: +34 955 056 666. Fax: +34 955 056 686
E-mail: {tortosa, castro, jrosa, angel, pacov}@imse.cnm.es
ABSTRACT
This paper introduces a CAD methodology to assist the designer in the implementation of continuous-time (CT) cas-
cade Σ∆ modulators. The salient features of this methodology are: (a) flexible behavioral modeling for optimum accuracy-
efficiency trade-offs at different stages of the top-down synthesis process; (b) direct synthesis in the continuous-time
domain for minimum circuit complexity and sensitivity; and (c) mixed knowledge-based and optimization-based architec-
tural exploration and specification transmission for enhanced circuit performance. The applicability of this methodology
will be illustrated via the design of a 12 bit 20 MHz CT Σ∆ modulator in a 1.2V 130nm CMOS technology.
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1. INTRODUCTION
The ever shrinking minimum feature size of CMOS technologies has triggered a revolution in integrated designs, from
application-specific integrated circuits (ASICs) to entire systems on a single chip (SoCs). Notwithstanding, a critical design
productivity lag has been reported [1]: with a productivity growth rate of 21%, compared to a 58% complexity growth rate,
design cost is increasing rapidly. Taking into account the ever demanding time-to-market pressures, this picture is clearly
worrisome. For analog and/or mixed-signal (AMS) design the situation is even worse because of many different reasons,
the most significant being the lack of commercial CAD tools and methodologies to efficiently support the analog design.
The design methodologies and tools in this paper try to reduce this design gap for a class of circuits: Continuous-Time (CT)
cascade Σ∆ modulators (conceptually shown in Fig.1), although some of the techniques and tools presented are applicable
to other classes. The selection of this circuit class has been driven by the demands of new generations of high-speed
wireless/wireline communication terminals, which require broadband Analog-to-Digital Converters (ADCs) capable of
digitizing 20-MHz wideband signals with effective resolutions over 12 bits and with minimum power consumption.
Although most reported Σ∆ modulators have been implemented using Discrete-Time (DT) circuits, the increasing demand
for broadband data communication systems has motivated the use of CT techniques. In addition to showing an intrinsic
antialiasing filtering, CT Σ∆ modulators provide potentially faster operation with lower power consumption than their DT
counterparts [2],[3].
In spite of their mentioned advantages, CT Σ∆ modulators are more sensitive than DT ones to some circuit errors, namely:
clock jitter, excess loop delay and technology parameter variations [2]. The latter are specially critical for the realization
of cascaded architectures. This explains the use of single-loop topologies in most reported silicon prototypes [4][5],
whereas very few experimental results of cascaded CT Σ∆ modulators have been reported [6]. Although single-loop CT
topologies have potentially a smaller sensitivity to technological process variations than cascade CT topologies, the
possibility to avoid stability problems in the latter make them specially appealing for high-resolution high signal bandwidth
operation.
This paper introduces a CAD methodology to assist the designer in the implementation of continuous-time cascade sigma-
delta modulators. The main components of this systematic methodology, introduced in Section 2, are:
a) Performance modeling of dominant error sources at modulator level (Section 3).
b) Efficient behavioral simulator with variable levels of modeling accuracy for architectural synthesis, specification
transmission and hierarchical verification (Section 3).
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c) A high-level topological synthesis method in the continuous-time domain (Section 4).
d) Global and local optimization core for topology exploration and specification transmission (Section 5).
The design of a 12 bit 20 MHz CT sigma-delta modulator in a 1.2V 130nm CMOS technology is used as illustrative
example of each step in Section 6.
2. SYSTEMATIC SYNTHESIS METHODOLOGY
Synthesis of high-speed continuous-time Σ∆ modulators is a complex task which requires systematic design methods and
customized tools. The objective of the synthesis process is to get a CT Σ∆ modulator able to meet the objective performance
specifications, with a minimum power consumption and a minimum occupation of silicon area.
The synthesis procedure, schematically shown in Fig.2, starts by an architectural exploration, which basically tries to obtain
candidate architectures, defined by the order of the modulator, L, the number of bits of the quantizer(s), B, and the
oversampling ratio, M, which allows to obtain a certain SNR specification. This architectural exploration is performed by
using analytical expressions which model the dominant error sources limiting the achievable SNR. The modeling of these
error sources will be discussed in Section 3.
Figure 1: Conceptual block diagram of a cascade CT Σ∆M.
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The output of this architectural exploration is a set of candidate architectures that are potentially capable of meeting the
modulator performance specifications. Frequently, more than one architecture is considered for later stages for several
reasons:
• The modeling equations are very approximate and, therefore, there is no guarantee that the selected architecture
will continue to meet the performance specifications when more accurate models containing the non-idealities
of the particular physical implementation are used.
• The optimal architecture is that which, meeting the performance constraints, minimizes objectives like power
consumption or area occupation. Exploration criteria at the architectural level include considerations like order
minimization, minimization of oversampling ratio to avoid infeasible sampling frequencies in terms of power
consumption and minimization of number of the bits in the quantizer to avoid the use of linearization tech-
niques [4] or digital calibration [7]. As can be observed, power or area criteria at this level are of a qualitative
nature and, therefore, any ranking of candidate architectures performed may suffer significant changes when
progressing through the synthesis process.
The set of candidate architectures is refined using very simple functional models combined with optimization. The
simulation is performed at the functional block level as no topology has been synthesized yet.
The following step is the topological synthesis, i.e., the definition of the cascade architecture, the intra- ant inter-stage loop
filter transfer functions and the cancellation logic functions. A direct synthesis method in the continuous-time domain is
used here instead of the more conventional discrete-time to continuous-time transformation of an equivalent discrete-time
topology. The direct topological synthesis method is described in Section 4.
Then, an accurate behavioral simulation is used with the global optimization procedures to find out the maximum values
of non-idealities of the different building blocks which can be tolerated while still meeting the modulator performance
specifications. At this level, power consumption estimates are much more detailed as relationships with each building block
specifications can be established [8]. Exhaustive verification under different operating conditions is performed using
accurate behavioral simulation. If a consequence of this verification, some performance specification degrades beyond
certain limits, the high-level synthesis and/or the architectural synthesis are performed again under harder constraints.
Specification transmission can be made more efficient if Pareto-optimal fronts of candidate architectures are available.
These fronts represent trade-off hypersurfaces between the different circuit performances [9],[10]. For illustration´s sake,
Fig.3(a) shows the trade-offs between dc-gain, gain-bandwidth product (GB) and power for a cascode operational
amplifier. Projection on the XY plane allows to easily visualize the best trade-off between dc gain and GB that the circuit
at hand can achieve. Although not easily visualized, Pareto fronts have usually higher dimensionality: all specifications of
interest of the building block. Pareto fronts make high-level exploration more efficient and allow to get better designs as
there is information at the modulator level on which are the achievable specifications of each sub-block as well as which
is the power and area budget for them.
The last step of the synthesis procedure is the sizing of the building blocks. This sizing is performed by combining an
electrical simulator with the global optimization procedures described in Section 5. The implementation of the optimization
core is flexible enough to incorporate valuable design knowledge of each building block. At the optimization level, design
knowledge brings knowledge of the feasibility space, limiting, therefore, the exploration space and making the synthesis
process more efficient and/or enhancing the optimization results.
With all blocks sized, a final verification of the complete modulator at the electrical level at a limited number of operating
conditions is performed. This verification is complemented by a more exhaustive verification at the behavioral level with
information extracted at the electrical level. Performance degradations beyond tolerable margins induce redesign iterations
at the circuit and/or modulator levels.
3. PERFORMANCE MODELING AND SIMULATION
As shown in Section 2, design space exploration and specification transmission rely on multiple performance evaluations,
with different levels of abstraction and accuracy. At a high level of abstraction, modulator performance is modeled by a set
of closed-form equations, relatively inaccurate, but with essential information on the design parameters dominating the
system behavior. The signal to noise ratio of a Σ∆ modulator is given by:
 (1)SNR A
2 2⁄
Pε
------------=
Proc. of SPIE Vol. 6590  659016-3
Downloaded From: https://www.spiedigitallibrary.org/conference-proceedings-of-spie on 12 Aug 2019
Terms of Use: https://www.spiedigitallibrary.org/terms-of-use
where A represents the magnitude of the input signal and  represents the in-band error power. Ideally, the in-band error
power only contains the quantization noise :
 (2)
being  the full-scale of the quantizer,  the number of bits of the quantizer,  the sampling frequency and  the
signal bandwidth. However, in practice, the error power contains terms due to: quantization error power enlargement, DAC
non-linearities, capacitor mismatching, thermal noise, clock jitter, finite amplifier gain, incomplete amplifier settling, etc.
Therefore, the in-band error power becomes:
 (3)
A dominant error source in high-speed continuous-time modulators is the error power due to clock jitter. For this reason,
closed-form modeling of the influence of jitter is object of special attention. The error power due to clock jitter in CT Σ∆
modulators with non-return-to-zero (NRZ) Digital-to-Analog Converters (DACs) is [11]:
 (4)
where  and  are the amplitude and frequency of the input signal,  is a function arising from the state-
space representation of the noise transfer function of the modulator and depends on the modulator order. It can be seen that
it has two terms: one which depends of the modulator input and decreases with the sampling frequency and another one
which depends on the modulator architecture and increases with sampling frequency.
The use of the dominant error power terms in eq. (3) (shown in eqs. (2) and (4)) allows to extract candidate triads{ , ,
} with better performance in terms of distribution of the Noise Transfer Function (NTF) zeroes and insensitivity to clock
jitter.
Topology refinement, specification transmission and verification require performance evaluation mechanisms with much
higher accuracy than that provided by approximate equations like (2)-(4). Moreover, as this performance evaluation is
frequently performed within an iterative optimization process, simulation efficiency is critical for the synthesis process.
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Figure 3: (a) Gain / GB / Power Pareto-optimal hypersurface for a cascode operational amplifier; (b) Gain / GB projection.
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Σ∆ modulators are strongly non-linear sampled-data circuits, and hence, simulation of their main performance
specifications has to be carried out in the time domain. Due to their oversampling nature, this means that long transient
simulations are necessary to evaluate their main figures of merit. Therefore, transistor-level simulations yield excessively
long computation times. An appropriate trade-off between simulation accuracy and efficiency is accomplished by using
behavioral simulation. In this approach, the modulator is partitioned in a set of building blocks which are modeled by a set
of equations, containing the main block functionality, as well as the most important non-idealities. The selected
implementation platform has been Matlab/Simulink [12] due to its wide extension, powerful data processing tools and
flexibility to build block libraries.
Behavioral models of the continuous-time building blocks, are described by a set of continuous-time state-space equations
which are integrated by Simulink solvers. To increase simulation efficiency, we make extensive use of S-functions [13].
This mechanism allows to model non-idealities by embedding C-code routines instead of interconnecting numerous
Simulink elementary blocks. The basic building blocks modeled in the behavioral simulator, as well as its non-idealities
are summarized in Table 1.
The developed toolbox includes several libraries of CT building blocks (integrators and resonators) considering different
circuit implementations: gm-C, gm-MC, active-RC and MOSFET-C. As an illustration, let us consider, for instance, the
gm-C integrator depicted in Fig.4(a). The ideal behavior of this circuit is described by the following differential equation:
(5)
where  is the input voltage,  is the input current (provided by the feedback DAC block), and  is a state
variable, which can be integrated by the Simulink solvers very efficiently.
Fig.5 shows the complete model of a real gm-C integrator including their most significant error mechanisms, namely: input-
referred thermal noise PSD ( ), output voltage saturation ( ), non-linear transconductance (modeled as
) and the transient response. The latter is especially critical in high-speed applications.
For that purpose, both a single-pole and a two-pole models have been considered in the behavioral simulator, by using the
equivalent circuits shown in Fig.4(b) and (c), respectively. 
Table 1: Basic building blocks and non-idealities modeled in the behavioral simulator
Block Non-idealities
Integrators
Finite and non-linear gain, dynamic limitations (parasitic capaci-
tors, one- and two-pole transconductor model), thermal noise, 
finite output swing, linear input range, offset.
Resonators Non-idealities associated to the integrators.
Comparators Offset, hysteresis, signal-dependent delay
Quantizers
/DACs Integral non-linearity, gain error, offset, jitter, excess loop delay.
gmvi t( ) ii t( )+ C td
d vo t( )=
vi t( ) ii t( ) vo t( )
Figure 4:  (a) gm-C integrator and equivalent circuit with (b) a one-pole model and (c) a two-pole model.
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These models are included in the corresponding S-function through a set of state-variable equations. As an illustration,
Fig.5(b) shows the main parts of the S-function corresponding to a two-pole model of a gm-C integrator. In this case, the
transient response is modeled as:
(6)
with  and  being the state variables.
Examples of the application of this behavioral simulator can be found in Section 4 and Section 6.
4. TOPOLOGICAL SYNTHESIS
Cascaded continuous-time Σ∆ modulator architectures are usually synthesized by first synthesizing a Σ∆ modulator with
the same performance specifications in the discrete-time domain and then applying a discrete-time to continuous-time
transformation that keeps the same digital cancellation logic [14]. However, obtaining a functional continuous-time Σ∆
modulator from this transformation and keeping the cancellation logic requires every state variable and DAC output to be
connected to the integrator input of subsequent stages as Fig.6 shows for a 2-1-1 architecture. This means a larger number
of analog components (transconductors and amplifiers), which translates into larger area, power consumption and larger
sensitivity to circuit tolerances. This sensitivity is illustrated in Fig.6(b), which shows the  loss as a function of the
standard deviation of the transconductances ( ) and capacitances ( ).
Figure 5: Complete gm-C integrator model: (a) Flow diagram of the computation model and (b) excerpt of the corresponding
S-function.
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To avoid this, we have implemented a synthesis method directly in the continuous-time domain. Let us consider the general
case of a cascaded CT Σ∆ modulator with m stages shown in Fig.1 and let us denote:
(7)
the transfer function from  to the input of  quantizer. 
The synthesis method starts by optimally placing the poles of the single-loop transfer functions . Their numerators
are refined by combining behavioral simulation with an iterative simulation process, which starting from the nominal
values required to place the zeros of the corresponding Noise Transfer Function (NTF), optimizes the modulator
performance in terms of dynamic range and stability. For this purpose, these coefficients are varied in a range around their
nominal values in order to maximize the Signal-to-Noise Ratio (SNR) while keeping stability. Then,  are
automatically determined by the inter-stage integrating paths.
If the modulator input, , is set to zero, it can be shown that the output of each stage  can be written as:
(8)
where  stands for the ,  is the inverse Laplace transform.
The output  of the modulator can be written as:
(9)
where  represent the partial cancellation logic transfer function of the  stage.
The partial cancellation logic transfer functions can be calculated by imposing the cancellation of the transfer function of
the first  quantization errors  in (9). This gives:
Figure 6: Cascade 2-1-1 CT Σ∆ modulator architecture obtained from an equivalent DT Σ∆ modulator and effect of mismatch on
the SNR.
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(10)
where the partial cancellation logic transfer function of the last stage, , can be chosen to be the simplest form that pre-
serves the required noise shaping.
Using this method the 2-1-1 architecture in Fig.7(a) is synthesized. As can be observed, the circuitry is significantly less com-
plex than that in Fig.6(a). Another positive consequence is the better sensitivity to parameter tolerances, as the SNR loss in
Fig.7(b) shows for the same transconductor and capacitance mismatches that Fig.6(b)
5. OPTIMIZATION TOOL
Design space exploration and specification transmission rely on the interaction of some kind of performance evaluator:
equations, behavioral simulator (with models at some level of abstraction), with an optimizer. The cornerstones of this
process are: (1) an adequate formulation of a cost function, which quantifies the degree of compliance of the design with
the targeted performance; (2) a fast yet accurate method to evaluate the cost function; and (3) an efficient technique to
generate the next movement over the design space. The second point mainly depends on the performance evaluation
mechanism, which has already been discussed in Section 3.
Optimization algorithms can be classified into local optimization and global optimization ones. Local optimization
algorithms are generally fast but require a good initial guess. Therefore, they are appropriate for fine-tuning of already good
designs, otherwise, they get quickly trapped into a local minimum. Global optimization algorithms do not need a good
initial point as they incorporate mechanism to escape from local minima, at the price of a larger computation time. Global
optimization algorithms include a variety of evolutionary and simulated annealing algorithms with all their derivatives.
The optimization core used here is a two-step one: in the first one, global optimization techniques inspired on simulated
annealing, are applied, while deterministic ones are applied in the second. Unlike conventional simulated annealing
procedures, in which the control parameter − commonly named temperature − follows a predefined temporal evolution
pattern, the implemented global optimization algorithm dynamically adapts this temperature to approximate a predefined
evolution pattern of the acceptance ratio (accepted movements / total number of iterations). This idea prevents excessively
high temperatures which will make convergence difficult and inappropriately low temperatures which can make the
algorithm to stuck on a local minimum. The amplitude of parameter movements through the design space is also
synchronized with the temperature for improved convergence [15].
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Figure 7: Cascade 2-1-1 CT Σ∆M architecture using the direct synthesis method and effect of mismatch on the SNR.
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For efficiency reasons, the optimization core has been conceived as an independent application whereas the behavioral
simulator runs in Matlab/Simulink. In order to integrate both processes, a special-purpose application has been developed
by using the Matlab engine library [16]. This application is responsible for the communication between the optimization
core and the behavioral simulator so that the optimization core runs in background while Matlab acts as a computation
engine.
6. CASE STUDY
The objective specifications for the continuous-time Σ∆ modulator are 12 bits with 20MHz signal bandwidth for a VDSL
application, to be implemented in a 130nm CMOS technology. As a result of the different steps of the architectural
exploration process, a fifth-order ( ) cascade Σ∆ modulator, conceptually shown in Fig.8(a), was selected. It consists
of a 2-2-1 topology, clocked at  ( ), with  and NRZ DACs in all stages in order to minimize
the effect of jitter.
The intra- and inter-stage transfer functions  are
 (11)
where  stand for the optimal placement of the pole frequencies. Coefficients  in (11) are found through an iterative
simulation-based process that − starting from nominal values required to place the zeroes of the corresponding NTF −
optimizes the modulator performance in terms of dynamic range and stability. For this purpose, these coefficients are varied
in a range of up to  around their nominal values in order to achieve the maximum Signal-to-Noise Ratio (SNR) while
keeping stability. The partial CL transfer functions can be calculated from (10), giving the expressions:
L 5=
fs 240MHz= M 6= B 4=
CL1
CL2
CL3
yo(z)
Cancellation Logic
+
DACy1(s)
x(s) F11(s)
+
DACy2(s)
+
DACy3(s)
F22(s)
F33(s)
Resonator1
Resonator2
Integrator
Figure 8: (a) Conceptual diagram of the 2-2-1 modulator and (b) circuit implementation.
Quant1
Quant2
Quant3
+
−
D
Latch
DAC2
D
LatchDAC1
DAC4
CLK CLK
CLK
CLK
CLK
CL1
CL2
CL3
C1
C2
C4
C5
Rin kff1
Rr kg1
kin3
kg2
kin2
kg4
kg5
DAC2
D
LatchDAC1
CLK CLK
D
Latch
kff3
kr2
kg3
C3
kff0
kff2
yo(z)
x(s)
(a) (b)
Fij
F11 s( )
b11s b10+
s2 ωp12+( )
-------------------------= F22 s( )
b21s b20+
s2 ωp22+( )
-------------------------= F33 s( )
b30
s
-------=
F13 s( )
b10b20b30
s s2 ωp12+( ) s2 ωp22+( )
-----------------------------------------------------= F23 s( )
b20b30
s s2 ωp22+( )
---------------------------=
ωp1,2 bij
20%±
Proc. of SPIE Vol. 6590  659016-9
Downloaded From: https://www.spiedigitallibrary.org/conference-proceedings-of-spie on 12 Aug 2019
Terms of Use: https://www.spiedigitallibrary.org/terms-of-use
 (12)
where  is the sampling period.
Fig.8(b) shows the conceptual circuit implementation of the modulator. The results of the optimization process are
summarized in Table 2, which includes the values of loop filter coefficients,  (implemented as transconductances) as well
as the capacitances, , used in the modulator.
The modulator was high-level sized, i.e, the system-level specifications ( ) were mapped onto building-
block specifications using statistical optimization for design parameter selection and behavioral simulation for evaluation.
The result of this sizing process is summarized in Table 3, showing the maximum (minimum) values of the non-idealities
(at the building block level) that can be tolerated in order to fulfil the required modulator performance.
The building blocks: front-end opamp, loop filter transconductors, quantizers and DACs are designed using the
methodology described in Section 2. Due to space limitations, only the synthesis results of the front-end opamp sizing are
shown here.
CL1 z 1– n14 n+ 13z
1– n12z
2– n11z 3– n10z 4–+ + +( )=
CL2 z 1– n22 n21z 1– n20z 2–+ +( ) 1 2 Tsωp1( )cos z 1–– z 2–+( )⋅=
CL3 1 2 Tsωp1( )cos z 1–– z 2–+( ) 1 2 Tsωp2( )cos z 1–– z 2–+( )⋅=
n10 n14
b10b20b30–
ωp13 ωp23 ωp22 ωp12–( )
----------------------------------------------- Ts ωp1ωp23 ωp13 ωp2–( ) ωp13 Tsωp2( ) ωp23 Tsωp1( )sin–sin+[ ]⋅= =
n11 n13
2b10b20b30–
ωp13 ωp23 ωp22 ωp12–( )
----------------------------------------------- ⋅= =
[ Ts ωp2ωp13 ωp23 ωp1–( ) Tsωp1( ) Tsωp2( )cos+cos( )( ) ωp23 Tsωp1( ) 1 Tsωp2( )cos+( ) ωp13 Tsωp2( ) 1 Tsωp1( )cos+( )]sin–sin+
n12
2b10b20b30–
ωp13 ωp23 ωp22 ωp12–( )
----------------------------------------------- ⋅=
[Ts ωp1ωp23 ωp13 ωp2–( ) 1 2 Tsωp1( ) Tsωp2( )coscos+( ) ωp13 Tsωp2( ) 1 2 Tsωp1( )cos+( ) ωp23 Tsωp1( ) 1 2 Tsωp2( )cos+( )]sin–sin+
n20 n22
b20b30–
ωp23
------------------ Tsωp2 Tsωp2( )sin–[ ]= =
n21
2b20b30–
ωp23
--------------------- Tsωp2( ) Tsωp2 Tsωp2( )cos–sin[ ]=
Ts 1 fs⁄=
ki
Ci
Table 2: Loop filter coefficients of the Σ∆ modulator.
; , Rin Rfb 1 kΩ= = Rr1 5 kΩ= kg1 500 µA/V=
C1 C3 6 pF= = C2 2.25 pF= C4 C5 0.75 pF= = kin2 800 µA/V=
kg3 kg5 kff1 kff3 kin3 200 µA/V= = = = = kff0 158 µA/V=
kg2 kg4 kr2 kff2 100 µA/V= = = =
12-bit@20-MHz
Table 3: High-level sizing of the Σ∆ modulator
Front-End Opamp Flash Quantizers
DC Gain > 68 dB Comparator Offset < 20mV
GB > 580MHz Comparator Hysteresis < 20mV
Phase margin > 60o Comparator Resolution Time < 1ns
Differential output swing > 0.5 V Ladder Unit Resistance 220Ω
Loop Filter Transconductors Current-steering DACs
DC Gain > 50dB Current standard deviation < 0.15% LSB
Differential Input Amplitude > 0.3V Finite output impedance > 12MΩ
Differential Output Amplitude > 0.3V Settling Time < 500ps
Third-order non-linearity < −56dB
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Fig.9 shows the schematic of the front-end operational amplifier used together with its common-mode feedback circuit. It
is a fully differential telescopic cascode topology with gain boosting. After a simulator-in-the-loop optimization process is
applied, the resulting sized circuit has the electrical performances in Table 4. A similar sizing procedure is applied for the
other building blocks.
The modulator performance has been verified by exhaustive simulations. As an illustration, Fig.10 shows the output
spectrum for an input sinewave of  amplitude and 1.76-MHz frequency. The maximum Signal-to-
(Noise+Distortion) Ratio (SNDR) is 80 dB ( ). These results correspond to a full electrical-level simulation. This
type of verification is only feasible for a limited set of simulation conditions. A more exhaustive verification is performed
by using the behavioral simulator with data obtained from the electrical simulation of the building blocks. This allows, for
instance, the application of Monte Carlo simulation to evaluate the influence of mismatchon performance deviations. In the
present case, it is obtained that even in the worst-case mismatch a maximum SNDR larger than 74dB is obtained.
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Figure 10: Output spectrum of the modulator.
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